000			05435cam a2200433Ii 4500
001			95668
003			ES-MaUEC
005			20230102112715.0
006			m o d
007			cr cnu|||unuuu
008			170329s2017 si a o 100 0 eng d
020			_a9789811029998 _q(electronic bk.)
020			_a9811029997 _q(electronic bk.)
020			_z9789811029981 _q(print)
020			_z9811029989
040			_aN$T _cN$T _dEBLCP _dGW5XE _dYDX _dN$T _dNJR _dUAB _dAZU _dOCLCF _dIOG _dCOO _dUPM _dMERER _dESU _dOCLCQ _dJBG _dIAD _dICW _dICN _dOTZ _dOHI _dOCLCQ _dU3W _dES-MaUEC _bspa
050		4	_aTK7874.84 _bP763 2017 EB
111	2		_aInternational Conference on Nano-electronics, Circuits & Communication Systems _d(2015)
245	1	0	_aProceedings of the International Conference on Nano-electronics, Circuits & Communication Systems _cVijay Nath, editor.
264		1	_aSingapore _bSpringer _c2017.
300			_a1 recurso en línea (xv, 415 páginas) _bilustraciones (algunas a color)
336			_aTexto _btxt _2rdacontent
337			_aelectrónico _bc _2rdamedia
338			_arecurso electrónico _bcr _2rdacarrier
347			_atext file _bPDF _2rda
490	0		_aLecture notes in electrical engineering _x1876-1100 _vvolume 403
500			_aSpringerLink _bSpringer Engineering eBooks 2017 English+International
505	0		_aPreface; Editorial Acknowledgements; Contents; Dr. Vijay Nath; 1 An Autonomous Power and Clock Gating Technique in SRAM-Based FPGA; 1.1 Introduction; 1.2 Power and Clock Gating; 1.2.1 Power Gating; 1.2.2 Clock Gating; 1.3 Transistor-Level Design; 1.3.1 Logic Element; 1.3.2 TILE; 1.4 Proposed Power and Clock Gating Technique; 1.4.1 Method of Gating; 1.4.2 Power and Clock-Gated TILE; 1.5 Results; 1.6 Conclusion; Acknowledgments; Reference; 2 A Hardware Implementation of Evolvable Embedded System for Combinational Logic Circuits Using Virtex 6 FPGA; 2.1 Introduction.
505	8		_a2.2 Structure of Evolvable Embedded System; 2.2.1 Study of VRA; 2.2.2 Genetic Algorithm Flow; 2.2.3 Reconfigurable FPGA Chip; 2.3 Evolvable Embedded System Design; 2.4 Implementation; 2.5 Results; 2.6 Conclusions; References; 3 Evaluation of Wavelet-Based Speech Codecs for VoIP Applications; 3.1 Introduction; 3.2 Various Wavelet Families; 3.3 Speech Signal Processing Using Wavelet Transform; 3.4 Performance Evaluation Parameters; 3.5 Results; 3.6 Conclusions; References; 4 User Demand Wireless Network Selection Using Game Theory; 4.1 Introduction; 4.2 Game Theory and Network Selection.
505	8		_a4.3 Proposed Work; 4.3.1 Energy Utility; 4.3.2 Quality Utility; 4.3.3 Cost Utility; 4.3.4 Ranking Methods; 4.4 Results and Discussions; 4.5 Conclusion and Future Work; References; 5 Leakage Reduction by Test Pattern Reordering; 5.1 Introduction; 5.2 Related Work; 5.3 Proposed Algorithm; 5.3.1 Direct Copy; 5.3.2 Crossover; 5.3.3 Mutation; 5.4 Calculation of Runtime Leakage Power; 5.5 Experimental Result; 5.6 Conclusion; References; 6 Review on Band-Notching Techniques for Ultrawideband Antenna; 6.1 Introduction; 6.2 Design of Band Notch; 6.3 Band-Notching Techniques.
505	8		_a6.3.1 Defected Ground Structure (DGS); 6.3.2 Slot-Loading Effects; 6.3.3 Split Ring Resonators (SRRs); 6.4 Simulations of Band-Notching Technique; 6.5 Conclusion; Acknowledgements; References; 7 Real-Time Simulation Design for Continuous Process Industries; 7.1 Introduction; 7.2 Literature Survey and Related Work; 7.3 Simulation Software Architecture; 7.3.1 Trainer Console; 7.3.2 Trainee Stations; 7.4 Simulation System Components; 7.4.1 Communication Methods; 7.4.2 Simulation Interface; 7.5 Process Model Design and Execution; 7.5.1 Data Server and Variables; 7.5.2 Process Rule Configuration.
505	8		_a7.5.3 Computational Block Library; 7.5.4 Predictive Control Blocks; 7.5.5 Fuzzy Blocks Configuration; 7.5.6 Neural Network (NN) prediction; 7.5.7 Model Predictive Control (MPC) Blocks; 7.5.8 Real-Time Tuning and Validation of Simulation Block; 7.5.9 Training the Prediction Network; 7.5.10 Result Analysis; 7.6 Conclusion and Future Research; References; 8 Performance Enhancement of LTE HetNet Using EVM-Based Constellation Combiner (ECC) in WARP; 8.1 Introduction; 8.2 LTE HetNet Network; 8.2.1 System Model; 8.2.2 Transceiver Chain; 8.2.2.1 Transmitter; 8.2.2.2 Receiver.
520	3		_aThis volume comprises select papers from the International Conference on Nano-electronics, Circuits & Communication Systems(NCCS). The conference focused on the frontier issues and their applications in business, academia, industry, and other allied areas. This international conference aimed to bring together scientists, researchers, engineers from academia and industry. The book covers technological developments and current trends in key areas such as VLSI design, IC manufacturing, and applications such as communications, ICT, and hybrid electronics. The contents of this volume will prove useful to researchers, professionals, and students alike.
650		7	_aNanotecnología _2embne _0(OCoLC)fst01741867 _0 _9158453
700	1		_aNath, Vijay _c(Professor of Electronics and Communication Engineering), _eeditor literario
856	4	0	_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=http://link.springer.com/10.1007/978-981-10-2999-8 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid)
988			_aEBOOK, asignarmaterias, EBSPRINGER_2017C
998			_b02/2018 _dz _e- _zSI
999			_c95668 _d95668 _x1