000 05557cam a2200457Mi 4500
999 _c95366
_d95366
_x1
001 95366
003 ES-MaUEC
005 20230102112700.0
006 m o d
007 cr un|---aucuu
008 170211s2017 sz ob 001 0 eng d
020 _a3319525484
_q(electronic bk.)
020 _a9783319525488
_q(electronic bk.)
020 _z3319525476
020 _z9783319525471
035 _a(OCoLC)972292552
_z(OCoLC)972092296
_z(OCoLC)972423186
_z(OCoLC)972605237
_z(OCoLC)972869169
_z(OCoLC)972998102
_z(OCoLC)973158036
_z(OCoLC)973314375
_z(OCoLC)981776747
_z(OCoLC)1005773002
_z(OCoLC)1011963122
040 _aEBLCP
_cEBLCP
_dN$T
_dIDEBK
_dGW5XE
_dN$T
_dYDX
_dOCLCF
_dUAB
_dCOO
_dIOG
_dAZU
_dUWO
_dUPM
_dESU
_dZ5A
_dJBG
_dIAD
_dICW
_dICN
_dOTZ
_dOCLCQ
_dIDB
_dU3W
_dMERUC
_dES-MaUEC
_bspa
050 4 _aTK7895.E42
_bR336 2017 EB
100 1 _aRadojcic, Riko.
_9670121
245 1 0 _aMore-than-Moore 2.5D and 3D SiP integration
_cRiko Radojcic.
264 1 _aCham
_bSpringer
_c2017
300 _a1 recurso en línea (192 páginas)
336 _aTexto
_btxt
_2rdacontent
337 _aelectrónico
_bc
_2rdamedia
338 _arecurso electrónico
_bcr
_2rdacarrier
347 _atext file
_bPDF
_2rda
500 _a5.4.3 Concluding Remarks.
500 _aSpringerLink
504 _aIncluye referencias bibliográficas e índice
505 0 _aPreface; Acknowledgements; Contents; Definition of Acronyms; Definition of Terms; 1 Introduction; References; 2 More-than-Moore Technology Opportunities: 2.5D SiP; 2.1 Overview; 2.2 2.5D SiP Technology Candidates; 2.2.1 Through-Si Interposer (TSI); 2.2.2 Low-Cost Si Interposer (LCIs); 2.2.3 Photo-Defined Organic Interposer (POI); 2.2.4 Low-Cost Glass Interposer (LCIg); 2.2.5 Fan Out WLP; 2.2.6 Hybrid Technologies (SLIT, SLIM); 2.3 2.5D SiP Technology Value Propositions; 2.3.1 System Integration Value Proposition; 2.3.2 Split Die SiP Value Proposition; 2.3.3 Small Die SiP Value Propositions.
505 8 _a2.4 2.5D SiP Technology Tradeoffs2.4.1 Architecture Knobs; 2.4.2 Physical Design Knobs; 2.4.3 Si Technology Knobs; 2.4.4 Packaging Technology Knobs; 2.4.5 Test Knobs; 2.5 2.5D SiP Technology Solutions; 2.5.1 2.5D Technology Solutions for Integrated SiP; 2.5.2 2.5D Technology Solutions for Area-Based Split Die SiP; 2.5.3 2.5D Technology Solutions for Small Die SiP; References; 3 More-than-Moore Technology Opportunities: 3D SiP; 3.1 Overview; 3.2 3D SiP Technology Options; 3.2.1 Requirements; 3.2.2 TSV Formation; 3.2.3 TSV Integration with CMOS Flow; 3.2.4 TSV Integration with Assembly Flow.
505 8 _a3.3 3D SiP Technology Value Propositions3.3.1 Homogenous 3D SiP Integration Value Proposition; 3.3.2 Heterogeneous 3D SiP Integration Value; 3.3.3 WideIO Memory Value Proposition; 3.4 3D SiP Technology Tradeoffs; 3.4.1 Architecture Knobs; 3.4.2 Application Knobs; 3.4.3 Physical Design Knobs; 3.4.4 TSV Technology Knobs; 3.5 3D SiP Technology Solutions; 3.5.1 3D Technology Solutions for Heterogeneous M-o-L Integration; 3.5.2 3D Technology Solutions for Homogeneous and/or Heterogenous L-o-L Integration; References; 4 More-than-Moore Design Eco-System; 4.1 Overview.
505 8 _a4.2 More-than-Moore Architectural Opportunities4.2.1 Architecture Concepts; 4.2.2 Physical Partitioning Concepts; 4.3 More-than-Moore Design for Multi-Physics Opportunities; 4.3.1 Challenges; 4.3.2 Infrastructure Requirements; 4.3.3 Thermal Management; 4.3.4 Mechanical Stress Management; 4.3.5 Electrical Interaction Management; 4.4 More-than-Moore Design Methodology Opportunities; 4.4.1 Design Methodology Requirements-Ideal; 4.4.2 Design Methodology Requirements-Practical; 4.4.3 Design Methodology-Current Status; 4.5 More-than-Moore Modeling and Characterization Opportunities.
505 8 _a4.5.1 Test Chip Strategy4.5.2 Test Chip Content; 4.5.3 Characterization and Models; References; 5 More-than-Moore Adoption Landscape; 5.1 Business Development Landscape; 5.1.1 "The Cast"; 5.1.2 "The Plot"; 5.2 Technology Development Landscape; 5.2.1 Landscape for "More-Moore" Scaling; 5.2.2 Landscape for "More-than-Moore" Scaling; 5.3 Product Development Landscape; 5.3.1 Technology Intersect; 5.3.2 Schedule Conundrum; 5.3.3 Cost Projection Conundrum; 5.3.4 Risk Conundrum; 5.3.5 Benefit Conundrum; 5.4 Observations and Opinions; 5.4.1 Product Sector Drivers; 5.4.2 Mobile Sector Drivers.
520 3 _aThis book presents a realistic and a holistic review of the microelectronic and semiconductor technology options in the post Moore?s Law regime. Technical tradeoffs, from architecture down to manufacturing processes, associated with the 2.5D and 3D integration technologies, as well as the business and product management considerations encountered when faced by disruptive technology options, are presented. Coverage includes a discussion of Integrated Device Manufacturer (IDM) vs Fabless, vs Foundry, and Outsourced Assembly and Test (OSAT) barriers to implementation of disruptive technology options. This book is a must-read for any IC product team that is considering getting off the Moore?s Law track, and leveraging some of the More-than-Moore technology options for their next microelectronic product.
988 _aEBOOK, asignarmaterias, EBSPRINGER_2017B
650 7 _aSistemas embebidos
_2embne
_0(OCoLC)fst00908298
_0
_9667201
856 4 0 _uhttps://go.openathens.net/redirector/universidadeuropea.es?url=http://link.springer.com/10.1007/978-3-319-52548-8
_zAcceso a este recurso digital (usuarios Universidad Europea de Madrid)
942 _2lcc
_cLE
998 _b02/2018
_dz
_e-
_zSI