000			05472cam a2200469Mi 4500
999			_c95155 _d95155
001			95155
003			ES-MaUEC
005			20230102112649.0
006			m o d
007			cr |n|||||||||
008			170106s2017 sz o 001 0 eng d
020			_a3319490257 _q(electronic bk.)
020			_a9783319490250 _q(electronic bk.)
020			_z3319490249
020			_z9783319490243
035			_a(OCoLC)967765463 _z(OCoLC)967656009 _z(OCoLC)968184936 _z(OCoLC)972955566 _z(OCoLC)973057907 _z(OCoLC)974651577 _z(OCoLC)981090968 _z(OCoLC)981821388 _z(OCoLC)988827162 _z(OCoLC)1005756548 _z(OCoLC)1012073974
040			_aYDX _cYDX _dN$T _dIDEBK _dEBLCP _dGW5XE _dN$T _dOCLCF _dOCLCQ _dCNCGM _dOCLCO _dNJR _dUPM _dVT2 _dUWO _dJBG _dIAD _dICW _dICN _dOCLCQ _dUAB _dES-MaUEC _bspa
050		4	_aTK5105.59 _bH373 2017 EB
245	0	0	_aHardware IP security and trust _cPrabhat Mishra, Swarup Bhunia, Mark Tehranipoor, editors.
264		1	_aCham, Switzerland _bSpringer _c2017
300			_a1 recurso en línea
336			_aTexto _btxt _2rdacontent
337			_aelectrónico _bc _2rdamedia
338			_arecurso electrónico _bcr _2rdacarrier
347			_atext file _bPDF _2rda
500			_aIncluye índice
500			_aSpringerLink
505	0		_aAcknowledgements; Contents; Abbreviations (Acronyms); Part I Introduction; 1 Security and Trust Vulnerabilities in Third-Party IPs; 1.1 Introduction; 1.2 Design and Validation of SoCs; 1.3 Security and Trust Vulnerabilities in Third-Party IPs; 1.4 Trustworthy SoC Design Using Untrusted IPs; 1.5 Book Organization; References; Part II Trust Analysis; 2 Security Rule Check; 2.1 Introduction; 2.2 Security Assets and Attack Models; 2.2.1 Asset; 2.2.2 Potential Access to Assets; 2.2.3 Potential Adversary for Intentional Attacks; 2.3 DSeRC: Design Security Rule Check; 2.3.1 Vulnerabilities.
505	8		_a2.3.1.1 Sources of Vulnerabilities2.3.1.2 Vulnerabilities at Different Abstraction Levels; 2.3.2 Metrics and Rules; 2.3.3 Workflow of DSeRC Framework; 2.4 Development of DSeRC Framework; 2.4.1 Vulnerabilities, Metrics, and Rules; 2.4.2 Tool Development; 2.4.3 Development of Design Guidelines for Security; 2.4.4 Development of Countermeasure Techniques; 2.5 Conclusion; References; 3 Digital Circuit Vulnerabilities to Hardware Trojans; 3.1 Introduction; 3.2 The Gate-Level Design Vulnerability Analysis Flow; 3.3 The Layout-Level Design Vulnerability Analysis Flow; 3.3.1 Cell and Routing Analyses.
505	8		_a3.3.2 Net Analysis3.4 Trojan Analyses; 3.5 Conclusions; References; 4 Code Coverage Analysis for IP Trust Verification; 4.1 Introduction; 4.2 SoC Design Flow; 4.3 Hardware Trojan Structure; 4.4 Related Work; 4.5 A Case Study for IP Trust Verification; 4.5.1 Formal Verification and Coverage Analysis; 4.5.2 Techniques for Suspicious Signals Reduction; 4.5.2.1 Phase 1: Test Bench Generation and Suspicious Signal Identification; 4.5.2.2 Phase 2: Suspicious Signals Analysis; 4.6 Simulation Results; 4.6.1 Benchmark Setup; 4.6.2 Impact of Test Bench on Coverage Analysis.
505	8		_a4.6.3 Reducing the Suspicious Signals4.6.4 Trojan Coverage Analysis; 4.7 Conclusion; References; 5 Analyzing Circuit Layout to Probing Attack; 5.1 Introduction; 5.2 Microprobing Attack Techniques; 5.2.1 Essential Steps in a Probing Attack; 5.2.2 Microprobing Through Milling; 5.2.3 Back-Side Techniques; 5.2.4 Other Related Techniques; 5.3 Protection Against Probing Attacks; 5.3.1 Active Shields; 5.3.2 Techniques to Attack and Secure Active Shields; 5.3.2.1 Routing Overhead; 5.3.2.2 Stuck on Top Metal Layer; 5.3.3 Other Antiprobing Designs; 5.3.4 Summary on Antiprobing Protections.
505	8		_a5.4 Layout-Based Evaluation Framework5.4.1 Motivation; 5.4.2 Assessment Rules; 5.4.3 State-of-the-Art Active Shield Model; 5.4.4 Impact of Milling Angle upon Effect of Bypass Attack; 5.4.5 Algorithm to Find Exposed Area; 5.4.6 Discussions on Applications of Exposed Area Algorithm; 5.5 Conclusion; References; 6 Testing of Side-Channel Leakage of Cryptographic Intellectual Properties: Metrics and Evaluations; 6.1 Introduction; 6.2 Preliminaries on Statistical Testing and Testing of Hypothesis; 6.2.1 Sampling and Estimation; 6.2.2 Some Statistical Distributions.
520	3		_aThis book provides an overview of current Intellectual Property (IP) based System-on-Chip (SoC) design methodology and highlights how security of IP can be compromised at various stages in the overall SoC design-fabrication-deployment cycle. Readers will gain a comprehensive understanding of the security vulnerabilities of different types of IPs. This book would enable readers to overcome these vulnerabilities through an efficient combination of proactive countermeasures and design-for-security solutions, as well as a wide variety of IP security and trust assessment and validation techniques. This book serves as a single-source of reference for system designers and practitioners for designing secure, reliable and trustworthy SoCs.
988			_aEBOOK, asignarmaterias, EBSPRINGER_2017B
650		7	_aRedes informáticas _xMedidas de seguridad _2embne _9249221
700	1		_aBhunia, Swarup. _9670974
700	1		_aMishra, Prabhat, _d1973-
700	1		_aTehranipoor, Mark.
856	4	0	_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=http://link.springer.com/10.1007/978-3-319-49025-0 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid)
942			_2lcc _cLE
998			_b02/2018 _dz _e- _zSI