| 000 | 04946cam a2200457Mi 4500 | ||
|---|---|---|---|
| 001 | 94677 | ||
| 003 | ES-MaUEC | ||
| 005 | 20230102112626.0 | ||
| 006 | m o d | ||
| 007 | cr un|---aucuu | ||
| 008 | 161008t20162017sz ob 000 0 eng d | ||
| 020 |
_a331945787X _q(electronic bk.) |
||
| 020 |
_a9783319457871 _q(electronic bk.) |
||
| 020 | _z3319457861 | ||
| 020 | _z9783319457864 | ||
| 035 |
_a(OCoLC)960164540 _z(OCoLC)959886062 _z(OCoLC)960042149 _z(OCoLC)963735871 |
||
| 040 |
_aEBLCP _cEBLCP _dIDEBK _dYDX _dGW5XE _dAZU _dOCLCF _dOCLCQ _dIDB _dUAB _dOCLCQ _dIOG _dOHI _dMERER _dESU _dOCLCQ _dJBG _dIAD _dICW _dICN _dOTZ _dOCLCQ _dU3W _dES-MaUEC _bspa |
||
| 050 | 4 |
_aTK6564.3 _bC437 2016 EB |
|
| 245 | 0 | 0 |
_aCharge-based CMOS digital RF transmitters _cPedro Emiliano Paro Filho, Jan Craninckz, Piet Wambacq, Mark Ingels. |
| 264 | 1 |
_aCham _bSpringer |
|
| 300 | _a1 recurso en línea (180 páginas) | ||
| 336 |
_aTexto _btxt _2rdacontent |
||
| 337 |
_aelectrónico _bc _2rdamedia |
||
| 338 |
_arecurso electrónico _bcr _2rdacarrier |
||
| 490 | 0 | _aAnalog Circuits and Signal Processing | |
| 500 |
_aSpringerLink _bSpringer Engineering eBooks 2017 English+International |
||
| 504 | _aIncluye referencias bibliográficas | ||
| 505 | 0 | _aPreface; Acknowledgments; Contents; List of Figures; List of Tables; List of Abbreviations; Biography; 1 Introduction ; 1.1 The Fear of Disconnection; 1.2 Advanced Wireless Communication Systems; 1.3 Flexible Multi-Standard Operation; 1.3.1 TX Frontend Key Requirements; 1.4 High Performance TX Architectures; 1.5 Quadrature Direct-Conversion Transmitters; 2 Incremental-Charge-Based Operation ; 2.1 Introduction; 2.2 Incremental-Charge-Based Operation; 2.2.1 Noise and Alias Performance; 2.2.1.1 Alias Attenuation; 2.2.1.2 Intrinsic Noise Filtering; 2.2.1.3 Quantization Noise Scaling. | |
| 505 | 8 | _a2.2.1.4 Harmonic Performance; 2.3 Charge-Based Transmitter; 2.3.1 Power Efficiency; 2.4 Conclusion; 3 Capacitive Charge-Based Transmitter ; 3.1 Introduction; 3.2 Architecture; 3.2.1 Operating Principles; 3.2.2 CQDAC Operation; 3.2.3 Noise and Alias Performance; 3.2.3.1 Intrinsic RSCC Noise Filtering; 3.2.3.2 Quantization Noise; 3.2.3.3 sinc2 Alias Attenuation; 3.2.4 Harmonic Performance; 3.3 Circuit Realization; 3.3.1 CQDAC; 3.3.1.1 CUNIT/CBB; 3.3.1.2 Unit Cell; 3.3.1.3 Thermometer Decoder; 3.3.1.4 Layout; 3.3.2 Mixer and PPA; 3.3.2.1 PPA Design; 3.3.2.2 Mixer Design; 3.3.3 LO Generation. | |
| 505 | 8 | _a3.3.4 Top-Level Description; 3.4 Measurement Results; 3.4.1 Measurement Setup; 3.4.2 CQDAC Measurement Results; 3.4.3 CQDAC TX Measurement Results; 3.5 Conclusion; 4 Resistive Charge-Based Transmitter ; 4.1 Introduction; 4.2 Architecture; 4.2.1 Operating Principles; 4.2.2 RQDAC Operation; 4.2.3 Noise and Alias Performance; 4.2.3.1 Intrinsic RC Noise Filtering; 4.2.3.2 Quantization Noise; 4.2.3.3 sinc2 Alias Attenuation; 4.2.4 Harmonic Performance; 4.2.4.1 RQDAC Switch; 4.2.4.2 Mixer Switches; 4.3 Circuit Realization; 4.3.1 RQDAC; 4.3.1.1 Unit Cell; 4.3.1.2 Layout; 4.3.2 Mixer Design. | |
| 505 | 8 | _a4.3.3 LO Generation; 4.3.4 Top-Level Description; 4.4 Measurement Results; 4.4.1 Measurement Setup; 4.4.2 RQDAC Measurement Results; 4.4.3 RQDAC TX Measurement Results; 4.5 Conclusion; 5 Conclusion ; 5.1 Summary; Bibliography. | |
| 520 | 3 | _aThis book introduces a completely novel architecture that can relax the trade-off existing today between noise, power and area consumption in a very suitable solution for advanced wireless communication systems. Through the combination of charge-domain operation with incremental signaling, this architecture gives the best of both worlds, providing the reduced area and high portability of digital-intensive architectures with an improved out-of-band noise performance given by intrinsic noise filtering capabilities. Readers will be enabled to design higher performance radio front-ends that consume less power and area, especially with respect to the transmitter and power amplifier designs, considered by many the "battery killers" on most mobile devices. Describes an innovative architecture that has proved to support advanced wireless communication systems, with outstanding noise performance and improved power and area consumption; Provides an in-depth description of underlying concepts, implementation and results achieved; Demonstrates two real implementations, showing design details and measurement results. | |
| 650 | 7 |
_aCircuitos integrados CMOS _2embne _0(OCoLC)fst01017635 _0 _9160755 |
|
| 700 | 1 |
_aCraninckx, J. _q(Jan) |
|
| 700 | 1 |
_aIngels, M. _q(Mark), _d1967- |
|
| 700 | 1 | _aParo Filho, Pedro Emiliano. | |
| 700 | 1 | _aWambacq, Piet. | |
| 856 | 4 | 0 |
_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=http://link.springer.com/10.1007/978-3-319-45787-1 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid) |
| 988 | _aEBOOK, asignarmaterias, EBSPRINGER_2017A | ||
| 998 |
_b02/2018 _dz _e- _zSI |
||
| 999 |
_c94677 _d94677 _x1 |
||