| 000 | 01753cam a2200409 i 4500 | ||
|---|---|---|---|
| 999 |
_c94468 _d94468 _x1 |
||
| 001 | 94468 | ||
| 003 | ES-MaUEC | ||
| 005 | 20240307114546.0 | ||
| 006 | m o d | ||
| 007 | cr cn|---aucuu | ||
| 008 | 160804t20162017sz a ob 001 0 eng d | ||
| 020 |
_a3319420372 _q(electronic bk.) |
||
| 020 |
_a9783319420370 _q(electronic bk.) |
||
| 020 |
_z3319420364 _q(print) |
||
| 020 |
_z9783319420363 _q(print) |
||
| 035 | _a(OCoLC)955018808 | ||
| 040 |
_aYDXCP _cYDXCP _dIDEBK _dEBLCP _dN$T _dGW5XE _dIOG _dESU _dZ5A _dJBG _dIAD _dICW _dICN _dOTZ _dOCLCQ _dUAB _dU3W _dES-MaUEC _bspa |
||
| 050 | 4 |
_aTK7874 _b.L687 2016 EB |
|
| 100 | 1 |
_aLourenço, Nuno _eautor _9677275 |
|
| 245 | 1 | 0 |
_aAutomatic analog IC sizing and optimization constrained with PVT corners and layout effects _cNuno Lourenço, Ricardo Martins, Nuno Horta |
| 264 | 1 |
_aSwitzerland _bSpringer _c[2016] |
|
| 264 | 4 | _c2017 | |
| 300 |
_a1 recurso en línea (XXVII, 182 páginas) _bilustraciones (algunas a color) |
||
| 336 |
_aTexto _btxt _2rdacontent |
||
| 337 |
_aelectrónico _bc _2rdamedia |
||
| 338 |
_arecurso electrónico _bcr _2rdacarrier |
||
| 500 | _aSpringerLink | ||
| 504 | _aIncluye referencias bibliográficas e índice | ||
| 588 | 0 | _aOnline resource; title from PDF title page (SpringerLink, viewed August 9, 2016). | |
| 988 | _aEBOOK, EBSPRINGER_2017A | ||
| 650 | 7 |
_2embne _9138689 _aMicroelectrónica |
|
| 700 | 1 |
_aHorta, Nuno C. G. _eautor _9677277 |
|
| 700 | 1 |
_aMartins, Ricardo _eautor _9677278 _q(Ferreira Martins) |
|
| 856 | 4 | 0 |
_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=http://link.springer.com/10.1007/978-3-319-42037-0 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid) |
| 942 |
_2lcc _cLE |
||
| 998 |
_b02/2018 _dz _e- _zSI |
||