000			03308nam a22003735i 4500
001			86410
003			ES-MaUEC
005			20230207040557.0
007			cr nn 008mamaa
008			160413s2016 gw | s |||| 0|eng d
020			_a9783658133238
040			_aES-MaUEC
050		4	_aTK7895.G36 _bK866 2016
082	0	4	_a621.3
100	1		_aKumm, Martin _0Local _9100101
245	1	0	_aMultiple Constant Multiplication Optimizations for Field Programmable Gate Arrays _cby Martin Kumm
260			_aWiesbaden _bSpringer Fachmedien Wiesbaden Vieweg _c2016
300			_a1 recurso en línea (XXXIII, 206 páginas) _b47 ilustraciones
336			_aTexto _btxt _2rdacontent
337			_aelectrónico _bc _2rdamedia
338			_arecurso electrónico _bcr _2rdacarrier
505	0		_aHeuristic and ILP-Based Optimal Solutions for the Pipelined Multiple Constant Multiplication Problem -- Methods to Integrate Embedded Multipliers, LUT-Based Constant Multipliers and Ternary (3-Input) Adders -- An Optimized Multiple Constant Multiplication Architecture Using Floating Point Arithmetic. .
520	3		_aThis work covers field programmable gate array (FPGA)-specific optimizations of circuits computing the multiplication of a variable by several constants, commonly denoted as multiple constant multiplication (MCM). These optimizations focus on low resource usage but high performance. They comprise the use of fast carry-chains in adder-based constant multiplications including ternary (3-input) adders as well as the integration of look-up table-based constant multipliers and embedded multipliers to get the optimal mapping to modern FPGAs. The proposed methods can be used for the efficient implementation of digital filters, discrete transforms and many other circuits in the domain of digital signal processing, communication and image processing. Contents Heuristic and ILP-Based Optimal Solutions for the Pipelined Multiple Constant Multiplication Problem Methods to Integrate Embedded Multipliers, LUT-Based Constant Multipliers and Ternary (3-Input) Adders An Optimized Multiple Constant Multiplication Architecture Using Floating Point Arithmetic Target Groups Researchers and students of electrical engineering and computer science Practitioners in the area of FPGAs and signal processing or digital arithmetic The Author Martin Kumm is working as a postdoctoral researcher at the University of Kassel. His current research interests are digital arithmetic, digital signal processing and discrete optimization, all in the context of field programmable gate arrays. .
710	2		_aSpringerLink (Online service) _0Local _9106996
942			_2lcc _cLE
988			_aEBOOK, asignarmaterias , EBSPRINGER
650	0	7	_aOrdenadores _0 _2embne _9138111
650		7	_aMatemáticas aplicadas _0comprobar BNE19920885281 _2embne _9145503
856	4	0	_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://link.springer.com/book/10.1007/978-3-658-13323-8 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid)
901			_ai9783658133238
907			_a.b12956880 _b10-10-17 _c21-11-16
998			_am _a_alco _a_vill _b - - _cm _dz _e- _feng _ggw _h0
945			_aTK7895.G36 K866 2016 EB _g1 _ieBOOK _j0 _lmae _o- _pEUR0.00 _q- _r- _sb _t15 _u0 _v0 _w0 _x0 _y.i11598700 _z06-04-17
999			_c86410 _d86410 _x1