000			03272nam a22004455i 4500
001			85565
003			ES-MaUEC
005			20230207040517.0
007			cr nn 008mamaa
008			160426s2016 gw | s |||| 0|eng d
020			_a9783319293950
040			_aES-MaUEC
050		4	_aTK7888.4 _bV357 2016
082	0	4	_a621.3815
100	1		_aVaisband, Inna P. _998637 _0Local
245	1	0	_aOn-Chip Power Delivery and Management _cby Inna P Vaisband, Renatas Jakushokas, Mikhail Popovich, Andrey V Mezhiba, Selçuk Köse, Eby G Friedman
250			_a4th ed.
260			_aCham _bSpringer International Publishing _c2016
300			_a1 recurso en línea (XXXVII, 742 páginas) _b426 ilustraciones, 89 ilustraciones en color
336			_aTexto _btxt _2rdacontent
337			_aelectrónico _bc _2rdamedia
338			_arecurso electrónico _bcr _2rdacarrier
505	0		_aFrom the Contents: Introduction -- Inductive Properties of Electric Circuits -- Properties of On-Chip Inductive Current Loops -- Electromigration -- Scaling Trends of On-Chip Power Distribution Noise -- High Performance Power Distribution Systems -- On-Chip Power Distribution Networks -- Computer-Aided Design and Analysis -- Closed Form Expressions for Fast IR Drop Analysis.
520	3		_aThis book describes methods for distributing power in high speed, high complexity integrated circuits with power levels exceeding many tens of watts and power supplies below a volt. It provides a broad and cohesive treatment of power delivery and management systems and related design problems, including both circuit network models and design techniques for on-chip decoupling capacitors, providing insight and intuition into the behavior and design of on-chip power distribution systems. Organized into subareas to provide a more intuitive flow to the reader, this fourth edition adds more than a hundred pages of new content, including inductance models for interdigitated structures, design strategies for multi-layer power grids, advanced methods for efficient power grid design and analysis, and methodologies for simultaneously placing on-chip multiple power supplies and decoupling capacitors. The emphasis of this additional material is on managing the complexity of on-chip power distribution networks.
710	2		_aSpringerLink (Online service) _0Local _9106996
942			_2lcc _cLE
988			_aEBOOK, asignarmaterias , EBSPRINGER
650		7	_aElectrónica _0comprobar BNE19900963053 _2embne _9138690
650		7	_9138689 _aMicroelectrónica _0comprobar BNE19900963042 _2embne
700	1		_aJakushokas, Renatas _0Local _998638
700	1		_aPopovich, Mikhail. _998639 _0Local
700	1		_aMezhiba, Andrey V. _998640 _0Local
700	1		_aKöse, Selçuk _0Local _998641
700	1		_aFriedman, Eby G. _998642 _0Local
856	4	0	_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://link.springer.com/book/10.1007/978-3-319-29395-0 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid)
901			_ai9783319293950
907			_a.b12948433 _b10-10-17 _c21-11-16
998			_am _a_alco _a_vill _b - - _cm _dz _e- _feng _ggw _h0
945			_aTK7888.4 V357 2016 EB _g1 _ieBOOK _j0 _lmae _o- _pEUR0.00 _q- _r- _sb _t15 _u0 _v0 _w0 _x0 _y.i11591869 _z06-04-17
999			_c85565 _d85565 _x1