000 01327cam a22003615i 4500
999 _c46571
_d46571
001 46571
003 ES-MaUEC
005 20230102105739.0
008 040120t2002 us 000 0 eng d
020 _a1578201128
035 _aSirsi) i9781578201129
040 _aUCLM
_dES-MaUEC
050 4 _aTK7895.G36
_bZ45 2002
080 _a004.43
080 _a621.3
100 1 _aZeidman, Bob
_0Local
_969812
245 1 0 _aDesigning with FPGAs and CPLDs
_cBob Zeidman
260 _aLawrence, Kansas
_bCMP Books
_ccop. 2002
300 _a220 páginas
_c23 cm
336 _aTexto (visual)
_btxt
_2rdacontent
337 _asin mediación
_bn
_2rdamedia
338 _avolumen
_bnc
_2rdacarrier
490 0 _aComputer engineering. Logic design
650 0 7 _aCircuitos lógicos
_9139135
_2embne
650 0 7 _aSoftware
_2embne
_9143838
650 7 _aElectrónica
_0comprobar BNE19900963053
_2embne
_9138690
901 _ai9781578201129
907 _a.b10537016
_b10-11-17
_c06-01-12
942 _2lcc
_cM1S
945 _aTK7895 .G36 Z45 2002
_g1
_i9300690659
_j0
_lmcg
_nSTAFF. 55198
_o-
_pEUR38.40
_q-
_r-
_s-
_t1
_u1
_v0
_w0
_x0
_y.i10715381
_z06-01-12
945 _aTK7895 .G36 Z45 2002
_g2
_i9300691091
_j0
_lmcg
_nSTAFF. 55235
_o-
_pEUR38.06
_q-
_r-
_so
_t2
_u0
_v0
_w0
_x0
_y.i10715393
_z06-01-12
998 _a(2)m
_a(2)_vill
_b05-01-12
_cm
_da
_e-
_feng
_gxxu
_h0