| 000 | 02720nam a2200337 i 4500 | ||
|---|---|---|---|
| 999 |
_c401717 _d401717 |
||
| 001 | 401717 | ||
| 003 | ES-MaUEC | ||
| 005 | 20240521162414.0 | ||
| 006 | a||||fo|||| 00| 0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 231020s2024 sz | fo |||| 0|eng d | ||
| 020 | _a9783031425431 | ||
| 024 | 7 |
_a10.1007/978-3-031-42543-1 _2doi |
|
| 040 |
_aES-MaUEC _bspa _cES-MaUEC _dES-MaUEC |
||
| 050 | 4 |
_aTK7885.7 _b2024 EB |
|
| 100 | 1 |
_aLaMeres, Brock J. _eautor _4aut _4http://id.loc.gov/vocabulary/relators/aut _9670975 |
|
| 245 | 1 | 0 |
_aQuick Start Guide to VHDL _cby Brock J. LaMeres |
| 250 | _a2nd ed. 2024 | ||
| 264 | 1 |
_aCham _bSpringer International Publishing _c2024 |
|
| 300 | _a1 recurso en línea | ||
| 336 |
_atexto _btxt _2rdacontent |
||
| 337 |
_aelectrónico _bc _2rdamedia |
||
| 338 |
_arecurso electrónico _bcr _2rdacarrier |
||
| 505 | 0 | _aThe Modern Digital Design Flow -- VHDL Constructs -- Modeling Concurrent Functionality in VHDL -- Structural Design & Hierarchy -- Modeling Sequential Functionality -- Packages -- Test Benches -- Modeling Sequential Storage & Registers -- Modeling Finite State Machines -- Modeling Counters -- Modeling Memory -- Computer System Design -- Appendix A: List of Worked Examples. | |
| 520 | _aThis textbook provides a starter's guide to VHDL. This book can be used in conjunction with a one-semester course in Digital Systems Design or on its own for designers who only need an introduction to the language. This book is designed to provide a bottoms-up approach to learning the VHDL language. This design supports a course in which foundational knowledge is covered before moving into advanced topics. However, this design also supports use as a reference manual. The author has designed the presentation with learning goals and assessment at its core. Each section addresses a specific learning outcome that the student should be able to "do" after its completion. The concept checks and exercise problems provide a rich set of assessment tools to measure student performance on each outcome. A comprehensive coverage of the basic capability of VHDL; Emphasizes examples from which students can learn: contains a solved example for nearly every section in the book; Includes more than 400 exercise problems, as well as concept check questions for each section, tied directly to specific learning outcomes. | ||
| 988 | _aSpringer_Engineering_2024 | ||
| 650 | 7 |
_2embne _9160754 _aVHDL (Lenguaje de descripción del soporte físico) |
|
| 856 | 4 | 0 |
_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://doi.org/10.1007/978-3-031-42543-1 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid) |
| 942 |
_2lcc _cLE |
||
| 998 |
_b05/2024 _dz _eb _zSI |
||