000 02710nam a2200337 i 4500
999 _c401694
_d401694
001 401694
003 ES-MaUEC
005 20240521131930.0
006 a||||fo|||| 00| 0
007 cr nn 008mamaa
008 231012s2024 sz | fo |||| 0|eng d
020 _a9783031441042
024 7 _a10.1007/978-3-031-44104-2
_2doi
040 _aES-MaUEC
_bspa
_cES-MaUEC
_dES-MaUEC
050 4 _aTK7885.7
_b2024 EB
100 1 _aLaMeres, Brock J.
_eautor
_4aut
_4http://id.loc.gov/vocabulary/relators/aut
_9670975
245 1 0 _aQuick Start Guide to Verilog
_cby Brock J. LaMeres
250 _a2nd ed. 2024
264 1 _aCham
_bSpringer International Publishing
_c2024
300 _a1 recurso en línea
336 _atexto
_btxt
_2rdacontent
337 _aelectrónico
_bc
_2rdamedia
338 _arecurso electrónico
_bcr
_2rdacarrier
505 0 _aThe Modern Digital Design Flow -- Verilog Constructs -- Modeling Concurrent Functionality in Verilog -- Structural Design and Hierarchy -- Modeling Sequential Functionality -- Test Benches -- Modeling Sequential Storage and Registers -- Modeling Finite State Machines -- Modeling Counters -- Modeling Memory -- Computer System Design.
520 _aThis textbook provides a starter's guide to Verilog, to be used in conjunction with a one-semester course in Digital Systems Design, or on its own for readers who only need an introduction to the language. This book is designed to match the way the material is actually taught in the classroom. Topics are presented in a manner which builds foundational knowledge before moving onto advanced topics. The author has designed the presentation with learning goals and assessment at its core. Each section addresses a specific learning outcome that the student should be able to "do" after its completion. The concept checks and exercise problems provide a rich set of assessment tools to measure student performance on each outcome. Written the way the material is taught, enabling a bottom-up approach to learning which culminates with a high-level of learning, with a solid foundation; Emphasizes examples from which students can learn: contains a solved example for nearly every section in the book; Includes more than 200 exercise problems, as well as concept check questions for each section, tied directly to specific learning outcomes.
988 _aSpringer_Engineering_2024
650 7 _2embne
_9668846
_aVERILOG (Lenguaje de descripción del soporte físico)
856 4 0 _uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://doi.org/10.1007/978-3-031-44104-2
_zAcceso a este recurso digital (usuarios Universidad Europea de Madrid)
942 _2lcc
_cLE
998 _b05/2024
_dz
_eb
_zSI