000 03181nam a22004215i 4500
999 _c395813
_d395813
001 395813
003 ES-MaUEC
005 20230124223437.0
006 a||||fo|||| 00| 0
007 cr nn 008mamaa
008 230124s2022 si | s |||| 0|eng d
020 _a9789811659553
024 7 _a10.1007/978-981-16-5955-3
_2doi
040 _aES-MaUEC
_bspa
_cES-MaUEC
_dES-MaUEC
050 4 _aTK7868.L6
_b2022 EB
100 1 _aTaraate, Vaibbhav
_eautor
_4aut
_4http://id.loc.gov/vocabulary/relators/aut
_9100582
245 1 0 _aDigital Design Techniques and Exercises :
_bA Practice Book for Digital Logic Design
_cby Vaibbhav Taraate
250 _a1st edition 2022
264 1 _aSingapore
_bSpringer International Publishing
_c2022
300 _a1 recurso en línea (XVII, 196 páginas)
_b221 ilustraciones, 179 ilustraciones a color
336 _atexto
_btxt
_2rdacontent
337 _aelectrónico
_bc
_2rdamedia
338 _arecurso electrónico
_bcr
_2rdacarrier
347 _aarchivo de texto
_bPDF
505 0 _aBasics of Digital Design -- Design using Universal logic -- Combinational Design Resources -- Case Study : ALU Design -- Practical Scenarios and the Design techniques -- Basics of the Sequential Design -- Sequential Design Techniques -- Important Design Scenarios -- FSM Design Techniques -- Advanced Design Techniques-1 -- Advanced Design Techniques-2 -- System Design and Considerations.
520 _aThis book describes digital design techniques with exercises. The concepts and exercises discussed are useful to design digital logic from a set of given specifications. Looking at current trends of miniaturization, the contents provide practical information on the issues in digital design and various design optimization and performance improvement techniques at logic level. The book explains how to design using digital logic elements and how to improve design performance. The book also covers data and control path design strategies, architecture design strategies, multiple clock domain design and exercises , low-power design strategies and solutions at the architecture and logic-design level. The book covers 60 exercises with solutions and will be useful to engineers during the architecture and logic design phase. The contents of this book prove useful to hardware engineers, logic design engineers, students, professionals and hobbyists looking to learn and use the digital design techniques during various phases of design.
988 _aSpringer_Engineering_2022
650 7 _2embne
_9139135
_aCircuitos lógicos
_xProceso de datos
650 7 _2embne
_9234307
_aDispositivos lógicos programables
_xProceso de datos
776 0 8 _iPrinted edition:
_z9789811659546
776 0 8 _iPrinted edition:
_z9789811659560
776 0 8 _iPrinted edition:
_z9789811659577
856 4 0 _uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://doi-org.ezproxy.universidadeuropea.es/10.1007/978-981-16-5955-3
_zAcceso a este recurso digital (usuarios Universidad Europea de Madrid)
942 _2lcc
_cLE
998 _b01/2023
_dz
_eIG
_zSI