| 000 | 02845nam a22004215i 4500 | ||
|---|---|---|---|
| 999 |
_c387220 _d387220 |
||
| 001 | 387220 | ||
| 003 | ES-MaUEC | ||
| 005 | 20230214175709.0 | ||
| 006 | a||||fo|||| 00| 0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 220601s2016 sz | s |||| 0|eng d | ||
| 020 | _a9783031017506 | ||
| 024 | 7 |
_a10.1007/978-3-031-01750-6 _2doi |
|
| 040 |
_aES-MaUEC _bspa _cES-MaUEC _dES-MaUEC |
||
| 050 | 4 |
_aTK7895.M5 _b2016 EB |
|
| 100 | 1 |
_aShao, Yakun Sophia _eautor _4aut _4http://id.loc.gov/vocabulary/relators/aut _9686869 |
|
| 245 | 1 | 0 |
_aResearch Infrastructures for Hardware Accelerators _cby Yakun Sophia Shao, David Brooks |
| 250 | _a1st edition 2016 | ||
| 264 | 1 |
_aCham _bSpringer International Publishing _c2016 |
|
| 300 | _a1 recurso en línea (XIV, 85 páginas) | ||
| 336 |
_atexto _btxt _2rdacontent |
||
| 337 |
_aelectrónico _bc _2rdamedia |
||
| 338 |
_arecurso electrónico _bcr _2rdacarrier |
||
| 347 |
_aarchivo de texto _bPDF |
||
| 490 | 0 |
_aSynthesis Lectures on Computer Architecture _x1935-3243 |
|
| 505 | 0 | _aPreface -- Acknowledgments -- Why Accelerators, Now? -- A Taxonomy of Accelerators. -- Accelerator Design Flow 101. -- Accelerator Modeling -- Workload Characterization for Accelerators -- Accelerator Benchmarks -- Future Directions -- Bibliography -- Authors' Biographies . | |
| 520 | _aHardware acceleration in the form of customized datapath and control circuitry tuned to specific applications has gained popularity for its promise to utilize transistors more efficiently. Historically, the computer architecture community has focused on general-purpose processors, and extensive research infrastructure has been developed to support research efforts in this domain. Envisioning future computing systems with a diverse set of general-purpose cores and accelerators, computer architects must add accelerator-related research infrastructures to their toolboxes to explore future heterogeneous systems. This book serves as a primer for the field, as an overview of the vast literature on accelerator architectures and their design flows, and as a resource guidebook for researchers working in related areas. | ||
| 988 | _aSynthesis Collection of Technology_2016 | ||
| 650 | 7 |
_2embne _9141164 _aMicroprocesadores _xDiseño y construcción |
|
| 650 | 7 |
_2embne _9468437 _aComputación de altas prestaciones |
|
| 700 | 1 |
_aBrooks, David, _eautor _4aut _4http://id.loc.gov/vocabulary/relators/aut _9686870 _d1975- |
|
| 776 | 0 | 8 |
_iPrinted edition: _z9783031006227 |
| 776 | 0 | 8 |
_iPrinted edition: _z9783031028786 |
| 856 | 4 | 0 |
_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://doi.org/10.1007/978-3-031-01750-6 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid) |
| 942 |
_2lcc _cLE |
||
| 998 |
_b02/2023 _dz _esc _zSI |
||