| 000 | 02850nam a22004215i 4500 | ||
|---|---|---|---|
| 999 |
_c386895 _d386895 |
||
| 001 | 386895 | ||
| 003 | ES-MaUEC | ||
| 005 | 20230201181612.0 | ||
| 006 | a||||fo|||| 00| 0 | ||
| 007 | cr nn 008mamaa | ||
| 008 | 220601s2006 sz | s |||| 0|eng d | ||
| 020 | _a9783031797439 | ||
| 024 | 7 |
_a10.1007/978-3-031-79743-9 _2doi |
|
| 040 |
_aES-MaUEC _bspa _cES-MaUEC _dES-MaUEC |
||
| 050 | 4 |
_aTK7868.L6 _b2006 EB |
|
| 100 | 1 |
_aReese, Robert B. _eautor _4aut _4http://id.loc.gov/vocabulary/relators/aut _9686468 _d1958- _q(Robert Bryan), |
|
| 245 | 1 | 0 |
_aIntroduction to Logic Synthesis using Verilog HDL _cby Robert B. Reese, Mitchell A. Thornton |
| 250 | _a1st edition 2006 | ||
| 264 | 1 |
_aCham _bSpringer International Publishing _c2006 |
|
| 300 | _a1 recurso en línea (VII, 75 páginas) | ||
| 336 |
_atexto _btxt _2rdacontent |
||
| 337 |
_aelectrónico _bc _2rdamedia |
||
| 338 |
_arecurso electrónico _bcr _2rdacarrier |
||
| 347 |
_aarchivo de texto _bPDF |
||
| 490 | 0 |
_aSynthesis Lectures on Digital Circuits & Systems _x1932-3174 |
|
| 520 | _aIntroduction to Logic Synthesis Using Verilog HDL explains how to write accurate Verilog descriptions of digital systems that can be synthesized into digital system netlists with desirable characteristics. The book contains numerous Verilog examples that begin with simple combinational networks and progress to synchronous sequential logic systems. Common pitfalls in the development of synthesizable Verilog HDL are also discussed along with methods for avoiding them. The target audience is anyone with a basic understanding of digital logic principles who wishes to learn how to model digital systems in the Verilog HDL in a manner that also allows for automatic synthesis. A wide range of readers, from hobbyists and undergraduate students to seasoned professionals, will find this a compelling and approachable work. The book provides concise coverage of the material and includes many examples, enabling readers to quickly generate high-quality synthesizable Verilog models. | ||
| 988 | _aSynthesis Collection of Technology_2006 | ||
| 650 | 7 |
_2embne _9668846 _aVERILOG (Lenguaje de descripción del soporte físico) |
|
| 650 | 7 |
_2embne _9150789 _aLenguajes de descripción del soporte físico |
|
| 650 | 7 |
_2embne _9141102 _aElectrónica digital _xDiseño y construcción |
|
| 700 | 1 |
_aThornton, Mitchell Aaron _eautor _4aut _4http://id.loc.gov/vocabulary/relators/aut _9686469 |
|
| 776 | 0 | 8 |
_iPrinted edition: _z9783031797422 |
| 776 | 0 | 8 |
_iPrinted edition: _z9783031797446 |
| 856 | 4 | 0 |
_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://doi.org/10.1007/978-3-031-79743-9 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid) |
| 942 |
_2lcc _cLE |
||
| 998 |
_b01/2023 _dz _esc _zSI |
||