| 000 | 01621cam a2200337 i 4500 | ||
|---|---|---|---|
| 001 | 27775 | ||
| 003 | ES-MaUEC | ||
| 005 | 20230102104720.0 | ||
| 008 | 970617s1996 mx w 00000 spa | ||
| 035 | _aSirsi) i9789688807064 | ||
| 040 | _aES-MaUEC | ||
| 050 | 4 |
_aTK7868.L6 _bD5418 1996 |
|
| 245 | 0 | 0 |
_aAnálisis y diseño de circuitos lógicos digitales _cVíctor P. Nelson... [et al.] ; traducción Oscar Alfredo Palmas Velasco ; revisor técnico Carlos Hernández Pérez |
| 250 | _a1a ed. | ||
| 260 |
_aMéxico [etc.] _bPrentice Hall _ccop. 1996 |
||
| 300 |
_a842 páginas _c25 cm |
||
| 336 |
_aTexto (visual) _btxt _2rdacontent |
||
| 337 |
_asin mediación _bn _2rdamedia |
||
| 338 |
_avolumen _bnc _2rdacarrier |
||
| 942 |
_2lcc _cM1S |
||
| 984 | _aDigital logic circuit analysis and design. | ||
| 650 | 7 |
_aCircuitos lógicos _0comprobar BNE19900968733 _2embne _9139135 |
|
| 700 | 1 |
_aNelson, Victor P. _q(Victor Peter) _d1949- _0Local _961216 |
|
| 901 | _ai9688807060 | ||
| 907 |
_a.b10329894 _b10-11-17 _c05-01-12 |
||
| 998 |
_a(4)m _a(2)_alco _a(2)_vill _b05-01-12 _cm _da _e- _fspa _gmx _h0 |
||
| 945 |
_aTK7868 .L6 D5418 1996 _g4 _i9300680446 _j0 _lmcg _nSTAFF. 54638 _o- _pEUR32.20 _q- _r- _s- _t1 _u13 _v0 _w0 _x0 _y.i10454615 _z05-01-12 |
||
| 945 |
_aTK7868 .L6 D5418 1996 _g6 _i9300680310 _j0 _lmcg _nSTAFF. 54634 _o- _pEUR32.20 _q- _r- _so _t2 _u0 _v0 _w0 _x0 _y.i10454639 _z05-01-12 |
||
| 945 |
_aTK7868 .L6 D5418 1996 _g5 _i9300680876 _j0 _lm9cg _nSTAFF. 54637 _o- _pEUR32.20 _q- _r- _s- _t1 _u16 _v0 _w0 _x0 _y.i10454627 _z05-01-12 |
||
| 945 |
_aTK7868 .L6 D5418 1996 _g7 _i930019159X _j0 _lm9cg _o- _pEUR0.00 _q- _r- _so _t2 _u3 _v0 _w0 _x0 _y.i10454640 _z05-01-12 |
||
| 999 |
_c27775 _d27775 |
||