| 000 | 02644nam a2200457 c 4500 | ||
|---|---|---|---|
| 710 | 2 |
_aSpringerLink (Online service) _9106996 |
|
| 999 |
_c118260 _d118260 |
||
| 001 | 118260 | ||
| 003 | ES-MaUEC | ||
| 005 | 20230102113852.0 | ||
| 006 | a||||fo|||| 00| 0 | ||
| 007 | cr nn nnnaamaa | ||
| 008 | 191216s2020 si a o |||| 0|eng d | ||
| 020 | _a9789811518232 | ||
| 024 | 7 |
_a10.1007/978-981-15-1823-2 _2doi |
|
| 040 |
_aES-MaUEC _bspa _cES-MaUEC _dES-MaUEC |
||
| 050 | 4 |
_aTK7868 .L6 _b2020 EB |
|
| 100 | 1 |
_aSasamal, Trailokya Nath _9672783 |
|
| 245 | 1 | 0 |
_aQuantum-Dot Cellular Automata Based Digital Logic Circuits: A Design Perspective _cby Trailokya Nath Sasamal, Ashutosh Kumar Singh, Anand Mohan |
| 250 | _aPrimera edición 2020 | ||
| 264 | 1 |
_aSingapore _bSpringer _c2020 |
|
| 300 | _a1 recurso en línea (XIV, 178 páginas) | ||
| 336 |
_2rdacontent _aTexto _btxt |
||
| 337 |
_2rdamedia _aelectrónico _bc |
||
| 338 |
_2rdacarrier _arecurso electrónico _bcr |
||
| 347 |
_atext file _bPDF |
||
| 490 | 0 |
_aStudies in Computational Intelligence _x1860-949X _v879 |
|
| 490 | 0 | _aEngineering (Springer-11647) | |
| 505 | 0 | _aIntroduction -- QCA Background -- Fundamental of Reversible Logic -- Design of Reversible Gates in QCA -- Designs of Adder Circuit in QCA -- Array Dividers in QCA -- Design of Arithmetic Logic Unit in QCA -- Design of Registers and Memory in QCA -- Clocking Schemes for QCA -- Conclusion and Possible Future Direction. | |
| 520 | 3 | _aThis book covers several futuristic computing technologies like quantum computing, quantum-dot cellular automata, DNA computing, and optical computing. In turn, it explains them using examples and tutorials on a CAD tool that can help beginners get a head start in QCA layout design. It discusses research on the design of circuits in quantum-dot cellular automata (QCA) with the objectives of obtaining low-complexity, robust designs for various arithmetic operations. The book also investigates the systematic reduction of majority logic in the realization of multi-bit adders, dividers, ALUs, and memory. | |
| 988 | _aPrimersemestre_2020_Engineering | ||
| 650 | 7 |
_2embne _aCircuitos lógicos _9139135 |
|
| 700 | 1 |
_aSingh, Ashutosh Kumar _eautor |
|
| 700 | 1 |
_aMohan, Anand _eautor |
|
| 773 | 0 | _tSpringer eBooks | |
| 776 | 0 | 8 |
_iPrinted edition: _z9789811518225 |
| 776 | 0 | 8 |
_iPrinted edition: _z9789811518249 |
| 776 | 0 | 8 |
_iPrinted edition: _z9789811518256 |
| 856 | 4 | 0 |
_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://doi.org/10.1007/978-981-15-1823-2 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid) |
| 942 |
_2lcc _cLE _n0 |
||
| 998 |
_b03/2020 _dz _eu _zSI |
||