| 000 | 03571nam a2200469 c 4500 | ||
|---|---|---|---|
| 710 | 2 |
_aSpringerLink (Online service) _9106996 |
|
| 999 |
_c118158 _d118158 |
||
| 001 | 118158 | ||
| 003 | ES-MaUEC | ||
| 005 | 20230102113846.0 | ||
| 006 | a||||fo|||| 00| 0 | ||
| 007 | cr nn nnnaamaa | ||
| 008 | 191220s2020 gw a o |||| 0|eng d | ||
| 020 | _a9783030315856 | ||
| 024 | 7 |
_a10.1007/978-3-030-31585-6 _2doi |
|
| 040 |
_aES-MaUEC _bspa _cES-MaUEC _dES-MaUEC |
||
| 050 | 4 |
_aQ174 _b2020 EB |
|
| 245 | 0 | 0 |
_aLanguages, Design Methods, and Tools for Electronic System Design : _bSelected Contributions from FDL 2018 _cedited by Tom J. Kazmierski, Sebastian Steinhorst, Daniel Große |
| 250 | _aPrimera edición 2020 | ||
| 264 | 1 |
_aCham _bSpringer _c2020 |
|
| 300 |
_a1 recurso en línea (VII, 192 páginas) _b 77 ilustraciones, 41 ilustraciones a color. |
||
| 336 |
_2rdacontent _aTexto _btxt |
||
| 337 |
_2rdamedia _aelectrónico _bc |
||
| 338 |
_2rdacarrier _arecurso electrónico _bcr |
||
| 347 |
_atext file _bPDF |
||
| 490 | 0 |
_aLecture Notes in Electrical Engineering _x1876-1100 _v611 |
|
| 505 | 0 | _aIntroduction -- Automatic Generation of Cycle-Accurate Simulink Blocks from HDL IPs -- Towards Early Validation of Firmware-Based Power Management Using Virtual Prototypes: A Constrained Random Approach -- Symbolic Simulation of Dataflow Synchronous Programs with Timers -- Language and Hardware Acceleration Backend for Graph Processing -- Runtime Task Mapping for Lifetime Budgeting in Many-Core Systems -- Fault Analysis in Analog Circuits through Language Manipulation and Abstraction -- Towards Consistency Checking Between HDL and UPF Descriptions. | |
| 520 | 3 | _aThis book brings together a selection of the best papers from the twenty-first edition of the Forum on specification and Design Languages Conference (FDL), which took place on September 10-12, 2018, in Munich, Germany. FDL is a well-established international forum devoted to dissemination of research results, practical experiences and new ideas in the application of specification, design and verification languages to the design, modeling and verification of integrated circuits, complex hardware/software embedded systems, and mixed-technology systems. Covers Assertion Based Design, Verification & Debug; Includes language-based modeling and design techniques for embedded systems; Covers design, modeling and verification of mixed physical domain and mixed signal systems that include significant analog parts in electrical and non-electrical domains; Includes formal and semi-formal system level design methods for complex embedded systems based on the Unified Modelling Language (UML) and Model Driven Engineering (MDE). | |
| 988 | _aPrimersemestre_2020_Engineering | ||
| 650 | 7 |
_2embne _aCiencia _xMetodología _9173253 |
|
| 650 | 7 |
_2embne _aInnovaciones tecnológicas _9405746 |
|
| 700 | 1 |
_aKazmierski, Tom J _eeditor _4edt _4http://id.loc.gov/vocabulary/relators/edt |
|
| 700 | 1 |
_aSteinhorst, Sebastian _eeditor _4edt _4http://id.loc.gov/vocabulary/relators/edt |
|
| 700 | 1 |
_aGroße, Daniel _eeditor _4edt _4http://id.loc.gov/vocabulary/relators/edt |
|
| 773 | 0 | _tSpringer eBooks | |
| 776 | 0 | 8 |
_iPrinted edition: _z9783030315849 |
| 776 | 0 | 8 |
_iPrinted edition: _z9783030315863 |
| 776 | 0 | 8 |
_iPrinted edition: _z9783030315870 |
| 856 | 4 | 0 |
_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://doi.org/10.1007/978-3-030-31585-6 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid) |
| 942 |
_2lcc _cLE _n0 |
||
| 998 |
_b05/2020 _dz _eu _zSI |
||