| 000 | 03152nam a22003975i 4500 | ||
|---|---|---|---|
| 710 | 2 |
_aSpringerLink (Online service) _9106996 |
|
| 999 |
_c110598 _d110598 |
||
| 001 | 110598 | ||
| 003 | ES-MaUEC | ||
| 005 | 20230102113429.0 | ||
| 006 | a||||fo|||| 00| 0 | ||
| 007 | cr nn nnnaamaa | ||
| 008 | 180818s2019 si a o |||| 0|eng d | ||
| 020 | _a9789811323096 | ||
| 024 | 7 |
_a10.1007/978-981-13-2309-6 _2doi |
|
| 040 |
_bspa _dES-MaUEC _cES-MaUEC |
||
| 050 | 4 |
_aTK7885.7 _b2019 EB |
|
| 100 | 1 |
_aGazi, Orhan. _eautor |
|
| 245 | 1 | 2 |
_aA Tutorial Introduction to VHDL Programming _cby Orhan Gazi. |
| 264 | 1 |
_aSingapore _bSpringer Singapore : _bImprint: Springer _c2019. |
|
| 300 |
_a1 recurso en línea (VII, 251 páginas) _b414 ilustraciones, 29 ilustraciones a color |
||
| 336 |
_2rdacontent _aTexto _btxt |
||
| 337 |
_2rdamedia _aelectrónico _bc |
||
| 338 |
_2rdacarrier _arecurso electrónico _bcr |
||
| 347 |
_atext file _bPDF |
||
| 490 | 0 | _aEngineering (Springer-11647) | |
| 505 | 0 | _aEntity, Architecture and VHDL Operators -- Combinational Logic Circuit Design and Concurrent Coding in VHDL -- Simulation of VHDL Programs -- User Defined Data Types, Arrays and Attributes -- Sequential Circuit Implementation in VHDL -- VHDL Implementation of Logic Circuits Involving Registers and Counters -- Packages, Components, Functions and Procedures -- Fixed and Floating Point Numbers. | |
| 520 | 3 | _aThis book helps readers create good VHDL descriptions and simulate VHDL designs. It teaches VHDL using selected sample problems, which are solved step by step and with precise explanations, so that readers get a clear idea of what a good VHDL code should look like. The book is divided into eight chapters, covering aspects ranging from the very basics of VHDL syntax and the module concept, to VHDL logic circuit implementations. In the first chapter, the entity and architecture parts of a VHDL program are explained in detail. The second chapter explains the implementations of combinational logic circuits in VHDL language, while the following chapters offer information on the simulation of VHDL programs and demonstrate how to define data types other than the standard ones available in VHDL libraries. In turn, the fifth chapter explains the implementation of clocked sequential logic circuits, and the sixth shows the implementation of registers and counter packages. The book's last two chapters detail how components, functions and procedures, as well as floating-point numbers, are implemented in VHDL. The book offers extensive exercises at the end of each chapter, inviting readers to learn VHDL by doing it and writing good code. | |
| 650 | 7 |
_aVHDL (Lenguaje de descripción del soporte físico) _2embne _9160754 |
|
| 776 | 0 | 8 |
_iPrinted edition: _z9789811323089 |
| 776 | 0 | 8 |
_iPrinted edition: _z9789811323102 |
| 776 | 0 | 8 |
_iPrinted edition: _z9789811347641 |
| 856 | 4 | 0 |
_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://doi.org/10.1007/978-981-13-2309-6 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid) |
| 942 |
_2lcc _cLE |
||
| 988 | _aPrimersemestre_2019_Engineering | ||
| 998 |
_aSI _b08/2019 _cm _dz _ea _feng _ggw _h0 |
||