000			03404nam a22004095i 4500
999			_c103575 _d103575 _x1
001			103575
003			DE-He213
005			20230102113136.0
006			a||||fo|||| 00| 0
007			cr nn 008mamaa
008			150113s2015 gw | s |||| 0|eng d
020			_a9783319143767
024	7		_a10.1007/978-3-319-14376-7 _2doi
040			_bspa _dES-MaUEC
050		4	_aTK6680.5 _bC435 2015 EB
100	1		_aChakrabarti, Indrajit. _eautor. _4aut _4http://id.loc.gov/vocabulary/relators/aut _0http://id.loc.gov/authorities/names/nb2015005390 _1http://viaf.org/viaf/315180549/
245	1	0	_aMotion Estimation for Video Coding _bEfficient Algorithms and Architectures _cby Indrajit Chakrabarti, Kota Naga Srinivasarao Batta, Sumit Kumar Chatterjee.
264		1	_aCham _bSpringer International Publishing _c2015
300			_a1 recurso en línea (XVIII, 157 páginas 67 ilustraciones)
336			_2rdacontent _aTexto (visual) _btxt
337			_2rdamedia _aelectrónico _bc
338			_2rdacarrier _arecurso electrónico _bcr
490	0		_aStudies in Computational Intelligence, _x1860-949X ; _v590
490	0		_aEngineering (Springer-11647)
505	0		_aIntroduction -- Background and Literature Survey -- VLSI Architecture for Fast Three Step Search Algorithm -- Parallel Architecture for Successive Elimination Block Matching Algorithm -- Fast One-Bit Transformation Architectures -- Efficient Pixel Truncation Algorithm and Architecture -- Introduction to Scalable Image and Video Coding -- Forward Plans -- 8 Forward Plans -- A Matlab Programs -- B Verilog Modules.
520	3		_aThe need of video compression in the modern age of visual communication cannot be over-emphasized. This monograph will provide useful information to the postgraduate students and researchers who wish to work in the domain of VLSI design for video processing applications. In this book, one can find an in-depth discussion of several motion estimation algorithms and their VLSI implementation as conceived and developed by the authors. It records an account of research done involving fast three step search, successive elimination, one-bit transformation and its effective combination with diamond search and dynamic pixel truncation techniques. Two appendices provide a number of instances of proof of concept through Matlab and Verilog program segments. In this aspect, the book can be considered as first of its kind. The architectures have been developed with an eye to their applicability in everyday low-power handheld appliances including video camcorders and smartphones.
988			_aEBSPRINGER_2018
650		7	_aVídeo digital _2embne _9156182
700	1		_aBatta, Kota Naga Srinivasarao. _eautor. _4aut _4http://id.loc.gov/vocabulary/relators/aut _0http://id.loc.gov/authorities/names/nb2015005409 _1http://viaf.org/viaf/315180564/
700	1		_aChatterjee, Sumit Kumar. _eautor. _4aut _4http://id.loc.gov/vocabulary/relators/aut _0http://id.loc.gov/authorities/names/nb2015005392 _1http://viaf.org/viaf/315180551/
776	0	8	_iEdición impresa: _z9783319143774
776	0	8	_iEdición impresa: _z9783319143750
776	0	8	_iEdición impresa: _z9783319367774
856	4	0	_uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://doi.org/10.1007/978-3-319-14376-7 _zAcceso a este recurso digital (usuarios Universidad Europea de Madrid)
942			_2lcc _cLE
998			_b03/2019 _dz _eIG _zSI