000 02312nam a22003375i 4500
001 102895
003 DE-He213
005 20230102113104.0
007 cr nn 008mamaa
008 171115s2018 gw | s |||| 0|eng d
020 _a9783319672953
024 7 _a10.1007/978-3-319-67295-3
_2doi
040 _aES-MaUEC
_bspa
050 4 _aTK7874
_b.A383 2018 EB
245 1 0 _aAdvanced Logic Synthesis
_cedited by André Inácio Reis, Rolf Drechsler.
264 1 _aCham
_bSpringer International Publishing
_c2018
300 _a1 recurso en línea (X, 232 páginas 118 ilustraciones, 48 ilustraciones a color)
347 _atext file
_bPDF
520 3 _aThis book provides a single-source reference to the state-of-the-art in logic synthesis.  Readers will benefit from the authors' expert perspectives on new technologies and logic synthesis, new data structures, big data and logic synthesis, and convergent logic synthesis.  The authors describe techniques that will enable readers to take advantage of recent advances in big data techniques and frameworks in order to have better logic synthesis algorithms. Describes how to map logic into new post-CMOS technologies and devices; Explains how to use different types of internal data structures, such as Majority-Inverter-Graphs; Discusses how to mix logic synthesis and physical design in order to have more effective and convergent ways to perform logic synthesis integrated in a complete flow.
650 7 _aCircuitos integrados
_2embne
_9139614
650 7 _aInformática
_2embne
_9139268
700 1 _aReis, André Inácio
_eeditor literario
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
700 1 _aDrechsler, Rolf
_eeditor literario
_4edt
_4http://id.loc.gov/vocabulary/relators/edt
_0http://id.loc.gov/authorities/names/n98033803
_1http://viaf.org/viaf/64793347/
_999112
776 0 8 _iEdición impresa:
_z9783319672946
776 0 8 _iEdición impresa:
_z9783319672960
776 0 8 _iEdición impresa:
_z9783319884073
856 4 0 _uhttps://go.openathens.net/redirector/universidadeuropea.es?url=https://doi.org/10.1007/978-3-319-67295-3
_zAcceso a este recurso digital (usuarios Universidad Europea de Madrid)
490 0 _aEngineering (Springer-11647)
988 _aEBSPRINGER_2018
998 _b02/2019
_dz
_ek
_feng
_ggw
_h0
999 _c102895
_d102895
_x1