Biblioteca CRAI Dulce Chacón - Universidad Europea de Madrid

CRAI Library - Madrid
Your cart is empty.
My folder ( items) | My account

Your search returned 6 results.

Sort
Unhighlight Highlight
Select all Clear all
Select titles to:
Results
SystemVerilog Assertions and Functional Coverage : Guide to Language, Methodology and Applications / by Ashok B Mehta

by Mehta, Ashok B | SpringerLink (Online service).

Edition: 2nd ed.Material type: bookE-book Publisher: Cham : Springer International Publishing, 2016
Online access: Acceso a este recurso digital (usuarios Universidad Europea de Madrid)Digital Resources
Items
Location Call no. Status Vol info Loan type
Acceso Electrónico (UEM) TK7885.7 .M44 2016 EB reference

Add to cart
SVA: The Power of Assertions in SystemVerilog / by Eduard Cerny, Surrendra Dudani, John Havlicek, Dmitry Korchemny.

by Cerny, Eduard, autor | Dudani, Surrendra, autor | Havlicek, John, autor | Korchemny, Dmitry, autor.

Edition: 2nd editionMaterial type: bookE-book Publisher: Cham : Springer International Publishing, 2015
Online access: Acceso a este recurso digital (usuarios Universidad Europea de Madrid)Digital Resources
Items
Location Call no. Status Vol info Loan type
Acceso Electrónico (UEM) TK7885.7 2015 EB reference

Add to cart
SystemVerilog for Hardware Description RTL Design and Verification / by Vaibbhav Taraate

by Taraate, Vaibbhav, autor | SpringerLink (Online service).

Edition: First editionMaterial type: bookE-book Publisher: Singapore : Springer Singapore : Imprint: Springer, 2020
Online access: Acceso a este recurso digital (usuarios Universidad Europea de Madrid)Digital Resources
Items
Location Call no. Status Vol info Loan type
Acceso Electrónico (UEM) TK7885.7 2020 EB reference

Add to cart
Introduction to SystemVerilog / by Ashok B. Mehta

by Mehta, Ashok B, autor.

Edition: First edition 2021Material type: bookE-book Publisher: Cham : Springer International Publishing, 2021
Online access: Acceso a este recurso digital (usuarios Universidad Europea de Madrid)Digital Resources
Items
Location Call no. Status Vol info Loan type
Acceso Electrónico (UEM) TK7885.7 2021 EB reference

Add to cart
Introduction to Logic Synthesis using Verilog HDL / by Robert B. Reese, Mitchell A. Thornton

by Reese, Robert B.(Robert Bryan), (1958-), autor | Thornton, Mitchell Aaron, autor.

Edition: 1st edition 2006Material type: bookE-book Publisher: Cham : Springer International Publishing, 2006
Online access: Acceso a este recurso digital (usuarios Universidad Europea de Madrid)Digital Resources
Items
Location Call no. Status Vol info Loan type
Acceso Electrónico (UEM) TK7868.L6 2006 EB reference

Add to cart
Introduzione al Progetto di Sistemi Digitali / by Giuliano Donzellini, Luca Oneto, Domenico Ponta, Davide Anguita

by Donzellini, Giuliano, autor | Oneto, Luca, autor | Ponta, Domenico, autor.

Edition: 2nd ed 2023Material type: bookE-book Publisher: Milano : Springer Milan , 2023
Online access: Acceso a este recurso digital (usuarios Universidad Europea de Madrid)Digital Resources
Items
Location Call no. Status Vol info Loan type
Acceso Electrónico (UEM) TK7885.7 2023 EB reference

Add to cart
Pages