The dark side of silicon : energy efficient computing in the dark silicon era / Amir M. Rahmani, Pasi Liljeberg, Ahmed Hemani, Axel Jantsch, Hannu Tenhunen, editors.
Contributor(s): Hemani, Ahmed. | Jantsch, Axel. | Liljeberg, Pasi. | Rahmani, Amir M. | Tenhunen, Hannu.
Material type:
E-bookPublisher: Switzerland : Springer, 2017Description: 1 recurso en línea.ISBN: 331931596X; 9783319315966.Subject: Circuitos integrados -- Design and construction
| Item type | Current library | Collection | Call number | Status | Date due | Barcode | Item holds | |
|---|---|---|---|---|---|---|---|---|
LIBRO-E NO PRÉSTAMO
|
Madrid Digital Acceso Electrónico (UEM) | Ciencias e Ingeniería | TK7874 .T443 2017 EB (Browse shelf(Opens below)) | Acceso electrónico | eBook.20022762 |
SpringerLink Springer Engineering eBooks 2017 English+International
Part I Architecture and Implementation Perspective; 1 A Perspective on Dark Silicon; The Dark Silicon Phenomenon; Power Density; Power Consumption in CMOS Chips; Slack Voltage Scaling; Leakage Power; Thermal Issues; Challenges and Consequences of Dark Silicon; Performance; Energy Efficiency; Resource Allocation and Utilization; Thermal Management; Solutions for Dark Silicon; Architecture and Implementation Perspective; Run-Time Resource Management: Computational Perspective; Design and Management: Communication Perspective; Summary; References
2 Dark vs. Dim Silicon and Near-Threshold ComputingIntroduction; Related Work; Lumos Framework; Technology Modeling; Frequency Modeling; Core Modeling; Power; Performance; Baseline; Accelerator Modeling; Workload Modeling; System Configuration; Discussions; Lumos Release; Design Space Exploration; Effectiveness of Dim Silicon with Near-Threshold Operation; Dim Silicon with Reconfigurable Logic; Dim Silicon with ASICs; Dim Silicon with Accelerators(RL and ASIC) on General-Purpose Workload; Benefit of ASIC Accelerators; Sensitivity of ASIC Performance Ratio; Alternative Serial Cores
ConclusionsReferences; 3 The SiLago Solution: Architecture and Design Methods for a Heterogeneous Dark Silicon Aware Coarse Grain Reconfigurable Fabric; Introduction; State-of-the-Art Review and Problem Analysis; State-of-the-Art Review of the Techniques to Deal with Dark Silicon Constraints; Problem Analysis; Partial Computation-Centric Customization; Inefficient Software-Centric Implementation Style; Lack of Dynamic Runtime Customization; Large Engineering Cost for Customization; The SiLago Platform; Dynamically Reconfigurable Resource Array; Distributed Memory Architecture
Dynamic Customization of Parallelism and Voltage Frequency ScalingThe Global Interconnect and Reconfiguration Infrastructure in the SiLago Platform; Flexilators and System Controller; Private Execution Partitions: Complete and Dynamic Hardware Centric Custom Implementation for a Predictable and Composable System; Differentiating SiLago Platform with Other Implementation Styles; Automating the Complete Customization; SiLago Physical Design Platform Overview; SiLago Platform Based Design Flow vs. Standard Cell Based Design Flow; The SiLago Design Flow: Automating the Customization
SiLago Physical Design Platform DevelopmentFunction Implementation Library Using AlgoSil High-Level Synthesis; Sub-System/Application-Level Synthesis Using Sylva; Experimental Results; Computational and Silicon Efficiencies of the SiLago Platform; Complete Customization of the SiLago Platform; Dynamic Parallelism and Voltage Frequency Scaling; SiLago Design Methodology; The Overhead Incurred by SiLago's Application-Level Synthesis; The Efficiency of FIMP Library Development; Conclusion and Future Work; References
This book presents the state-of-the art of one of the main concerns with microprocessors today, a phenomenon known as "dark silicon". Readers will learn how power constraints (both leakage and dynamic power) limit the extent to which large portions of a chip can be powered up at a given time, i.e. how much actual performance and functionality the microprocessor can provide. The authors describe their research toward the future of microprocessor development in the dark silicon era, covering a variety of important aspects of dark silicon-aware architectures including design, management, reliability, and test. Readers will benefit from specific recommendations for mitigating the dark silicon phenomenon, including energy-efficient, dedicated solutions and technologies to maximize the utilization and reliability of microprocessors. Enables readers to understand the dark silicon phenomenon and why it has emerged, including detailed analysis of its impacts; Presents state-of-the-art research, as well as tools for mitigating the dark silicon phenomenon; Includes coverage of various aspects of dark silicon awareness in design, management, reliability, and tests.
There are no comments on this title.