Digital System Verification : A Combined Formal Methods and Simulation Framework / by Lun Li, Mitchel Thornton
By: Li, Lun,, autor
Contributor(s): Thornton, Mitchell Aaron, autor
Material type:
E-bookSeries: (Synthesis Lectures on Digital Circuits & Systems, 1932-3174).Publisher: Cham : Springer International Publishing, 2010Edition: 1st edition 2010.Description: 1 recurso en línea (XIV, 79 páginas).ISBN: 9783031798153.Subject: Circuitos integrados
| Item type | Current library | Collection | Call number | Status | Date due | Barcode | Item holds | |
|---|---|---|---|---|---|---|---|---|
LIBRO-E NO PRÉSTAMO
|
Madrid Digital Acceso Electrónico (UEM) | Ciencias e Ingeniería | TK7874.58 2010 EB (Browse shelf(Opens below)) | Acceso electrónico | eBook.01112996 |
Browsing Madrid Digital shelves, Shelving location: Acceso Electrónico (UEM) Close shelf browser (Hides shelf browser)
| TK7874.53 2015 EB Multi-Net Optimization of VLSI Interconnect | TK7874.53 C373 2016 EB Carbon nanotubes for interconnects : process, design and applications | TK7874.53 K387 2015 EB Carbon Nanotube Based VLSI Interconnects Analysis and Design | TK7874.58 2010 EB Digital System Verification : A Combined Formal Methods and Simulation Framework | TK7874.58 2013 EB Hardware Malware | TK7874.58 2022 EB Instrumentation: Theory and Practice, Part 1 : Principles of Measurements | TK7874.6 I538 2016 EB Industrial IoT Technologies and Applications : International Conference, Industrial IoT 2016, GuangZhou, China, March 25-26, 2016, Revised Selected Papers |
Introduction -- Formal Methods Background -- Simulation Approaches -- Integrated Design Validation System -- Conclusion and Summary.
Integrated circuit capacity follows Moore's law, and chips are commonly produced at the time of this writing with over 70 million gates per device. Ensuring correct functional behavior of such large designs before fabrication poses an extremely challenging problem. Formal verification validates the correctness of the implementation of a design with respect to its specification through mathematical proof techniques. Formal techniques have been emerging as commercialized EDA tools in the past decade. Simulation remains a predominantly used tool to validate a design in industry. After more than 50 years of development, simulation methods have reached a degree of maturity, however, new advances continue to be developed in the area. A simulation approach for functional verification can theoretically validate all possible behaviors of a design but requires excessive computational resources. Rapidly evolving markets demand short design cycles while the increasing complexity of a design causes simulation approaches to provide less and less coverage. Formal verification is an attractive alternative since 100% coverage can be achieved; however, large designs impose unrealistic computational requirements. Combining formal verification and simulation into a single integrated circuit validation framework is an attractive alternative. This book focuses on an Integrated Design Validation (IDV) system that provides a framework for design validation and takes advantage of current technology in the areas of simulation and formal verification resulting in a practical validation engine with reasonable runtime. After surveying the basic principles of formal verification and simulation, this book describes the IDV approach to integrated circuit functional validation. Table of Contents: Introduction / Formal Methods Background / Simulation Approaches / Integrated Design Validation System / Conclusion and Summary.
There are no comments on this title.