Introduction to SystemVerilog / by Ashok B. Mehta
By: Mehta, Ashok B., autor
Material type:
E-bookSeries: (Engineering (SpringerNature-11647)); (Engineering (R0) (SpringerNature-43712)).Publisher: Cham : Springer International Publishing, 2021Edition: First edition 2021.Description: 1 recurso en línea (XXXV, 852 páginas) : 156 ilustraciones, 148 ilustraciones a color.ISBN: 9783030713195.Subject: VERILOG (Lenguaje de descripción del soporte físico)
| Item type | Current library | Collection | Call number | Status | Date due | Barcode | Item holds | |
|---|---|---|---|---|---|---|---|---|
LIBRO-E NO PRÉSTAMO
|
Madrid Digital Acceso Electrónico (UEM) | Ciencias e Ingeniería | TK7885.7 2021 EB (Browse shelf(Opens below)) | Acceso electrónico | eBook.11012099 |
Browsing Madrid Digital shelves, Shelving location: Acceso Electrónico (UEM) Close shelf browser (Hides shelf browser)
| TK7885.7 2019 EB Quick Start Guide to Verilog | TK7885.7 2020 EB System Verilog Assertions and Functional Coverage : Guide to Language, Methodology and Applications | TK7885.7 2020 EB SystemVerilog for Hardware Description RTL Design and Verification | TK7885.7 2021 EB Introduction to SystemVerilog | TK7885.7 2023 EB Introduzione al Progetto di Sistemi Digitali | TK7885.7 2024 EB Quick Start Guide to Verilog | TK7885.7 2024 EB Quick Start Guide to VHDL |
Introduction -- Data Types -- Arrays -- Queues -- Structures -- Packages -- Class -- SystemVerilog 'module' -- SystemVerilog 'program' -- Interfaces -- Operators -- Constrained Random Test Generation and Verification -- SystemVerilog Assertions -- Functional Coverage -- SystemVerilog Processes -- Procedural programming statements -- Processes -- Tasks and Functions -- Clocking Blocks -- Checkers -- Inter-process communication and synchronization -- Utility System tasks and functions.
This book provides a hands-on, application-oriented guide to the entire IEEE standard 1800 SystemVerilog language. Readers will benefit from the step-by-step approach to learning the language and methodology nuances, which will enable them to design and verify complex ASIC/SoC and CPU chips. The author covers the entire spectrum of the language, including random constraints, SystemVerilog Assertions, Functional Coverage, Class, checkers, interfaces, and Data Types, among other features of the language. Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs, this book explains each concept with easy to understand examples, simulation logs and applications derived from real projects. Readers will be empowered to tackle the complex task of multi-million gate ASIC designs. Provides comprehensive coverage of the entire IEEE standard SystemVerilog language; Covers important topics such as constrained random verification, SystemVerilog Class, Assertions, Functional coverage, data types, checkers, interfaces, processes and procedures, among other language features; Uses easy to understand examples and simulation logs; examples are simulatable and will be provided online; Written by an experienced, professional end-user of ASIC/SoC/CPU and FPGA designs. This is quite a comprehensive work. It must have taken a long time to write it. I really like that the author has taken apart each of the SystemVerilog constructs and talks about them in great detail, including example code and simulation logs. For example, there is a chapter dedicated to arrays, and another dedicated to queues - that is great to have! The Language Reference Manual (LRM) is quite dense and difficult to use as a text for learning the language. This book explains semantics at a level of detail that is not possible in an LRM. This is the strength of the book. This will be an excellent book for novice users and as a handy reference for experienced programmers. Mark Glasser Cerebras Systems.
There are no comments on this title.