Image from Google Jackets

Application-Specific Hardware Architecture Design with VHDL / by Bogdan Belean.

By: Belean, Bogdan, autor
Material type: materialTypeLabelE-bookSeries: (Signals and Communication Technology, 1860-4862); (Engineering (Springer-11647)).Publisher: Cham : Springer International Publishing, 2018Description: 1 recurso en línea (XI, 182 páginas 75 ilustraciones, 8 ilustraciones a color).ISBN: 9783319650258.Subject: Arquitectura de ordenador | VHDL (Lenguaje de descripción del soporte físico)Online resources: Acceso a este recurso digital (usuarios Universidad Europea de Madrid)Digital Resources
Contents:
Introduction to VHDL -- High Throughput Hardware Architecture for LDPC decoders -- Hardware Architecture for Hamming Codes -- Hardware Architecture for Edge Detection -- Hardware architectures for iterative algorithm implementations -- Content addressable memories (CAM) for search algorithms optimization.
Abstract: This book guides readers through the design of hardware architectures using VHDL for digital communication and image processing applications   that require performance computing. Further it includes the description of all the VHDL-related notions, such as language, levels of abstraction, combinational vs. sequential logic, structural and behavioral description, digital circuit design, and finite state machines. It also includes numerous examples to make the concepts presented in text more easily understandable.Arquitectura de ordenador
Tags from this library: No tags from this library for this title. Log in to add tags.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Item type Current library Collection Call number Status Date due Barcode Item holds
LIBRO-E NO PRÉSTAMO LIBRO-E NO PRÉSTAMO Madrid Digital Acceso Electrónico (UEM) Ciencias e Ingeniería QA76.9.A73 B454 2018 EB (Browse shelf(Opens below)) Acceso electrónico eBook.15112723
Total holds: 0

Introduction to VHDL -- High Throughput Hardware Architecture for LDPC decoders -- Hardware Architecture for Hamming Codes -- Hardware Architecture for Edge Detection -- Hardware architectures for iterative algorithm implementations -- Content addressable memories (CAM) for search algorithms optimization.

This book guides readers through the design of hardware architectures using VHDL for digital communication and image processing applications   that require performance computing. Further it includes the description of all the VHDL-related notions, such as language, levels of abstraction, combinational vs. sequential logic, structural and behavioral description, digital circuit design, and finite state machines. It also includes numerous examples to make the concepts presented in text more easily understandable.Arquitectura de ordenador

There are no comments on this title.

to post a comment.
Share