Fault Tolerant Architectures for Cryptography and Hardware Security / edited by SIKHAR PATRANABIS, Debdeep Mukhopadhyay
Contributor(s): SpringerLink (Online service)
| PATRANABIS, SIKHAR., editor literario | Mukhopadhyay, Debdeep., editor literario
Material type:
E-bookSeries: (Computer Architecture and Design Methodologies,, 2367-3478); (Engineering (Springer-11647)).Publisher: Singapore : Springer International Publishing, 2018Description: 1 recurso en línea (XII, 240 páginas) : 75 ilustraciones, 39 ilustraciones a color.ISBN: 9789811013874.Subject: Tolerancia a los fallos (Informática)
| Item type | Current library | Collection | Call number | Status | Date due | Barcode | Item holds | |
|---|---|---|---|---|---|---|---|---|
LIBRO-E NO PRÉSTAMO
|
Madrid Digital Acceso Electrónico (UEM) | Ciencias e Ingeniería | QA76.9 .F38 2018 EB (Browse shelf(Opens below)) | Acceso electrónico | eBook.15112303 |
Introduction to Fault Analysis -- Classical Fault Analysis -- Recent Trends and Advances in Fault Analysis -- Automation of Fault Analysis -- Countermeasures and Fault Tolerant Architectures -- Practical Perspectives of Fault Tolerant Design.
This book uses motivating examples and real-life attack scenarios to introduce readers to the general concept of fault attacks in cryptography. It offers insights into how the fault tolerance theories developed in the book can actually be implemented, with a particular focus on a wide spectrum of fault models and practical fault injection techniques, ranging from simple, low-cost techniques to high-end equipment-based methods. It then individually examines fault attack vulnerabilities in symmetric, asymmetric and authenticated encryption systems. This is followed by extensive coverage of countermeasure techniques and fault tolerant architectures that attempt to thwart such vulnerabilities. Lastly, it presents a case study of a comprehensive FPGA-based fault tolerant architecture for AES-128, which brings together of a number of the fault tolerance techniques presented. It concludes with a discussion on how fault tolerance can be combined with side channel security to achieve protection against implementation-based attacks. The text is supported by illustrative diagrams, algorithms, tables and diagrams presenting real-world experimental results.
There are no comments on this title.